

EECS 598 – 002 Fall 2011

VLSI Digital Signal Processing Systems

Instructor: Zhengya Zhang
zhengya@eecs.umich.edu

Lectures: MW 1:30 – 3:00 pm, 1008 EECS

Prerequisite: EECS 427 (VLSI Design I) or permission of instructor

Grading: 50% Topic survey and presentation (or design project)
25% Evaluation of peer work
25% Term paper

Course Description:

Digital signal processing (DSP) systems have been enabled by the advances in very-large scale-integrated (VLSI) technologies. New DSP applications constantly impose new challenges on VLSI implementations. These implementations must satisfy real-time constraints imposed by the applications and must fit increasingly stringent area and power envelope. This course will survey methodologies needed to design efficient and high-performance custom or semi-custom VLSI systems for DSP applications. The primary focus of the course is on design of architectures, algorithms, and circuits, which can be operated with small area and low power consumption to deliver a high speed and functional performance.

Topics:

Introduction to Digital Signal Processing Systems

Iteration Bound

Pipelining and Parallel Processing

Retiming

Unfolding and Folding

Systolic Architecture Design

Algorithm Strength Reduction

Scaling and Roundoff Noise

Low-Power Design

Applications in Communication Systems and Signal Processing Systems